



Title		
Size	Number	Revision
B		
Date	5/12/2005	Sheet of
File:	M:\projects\analog_support.SCHDOC	Drawn By:



Title		
Size	Number	Revision
B		
Date	5/12/2005	Sheet of
File:	M:\projects\clocks.SCHDOC	Drawn By:









track and hold  
univ gain buffers  
DAC expt with res, with current mirror  
8-bit DAC  
hyst. reset switch  
voltage subtractor


dummy HS area for experiments

Impedance Constraint [Min = 70.00 Max = 80.00]  
Routing Topology [Topology - Daisy-Simple]


Title		
Size	Number	Revision
B		
Date	5/12/2005	Sheet of
File:	M:\projects\fgpa_min\Sch.Doc	Drawn By:




Title		
Size	Number	Revision
B		
Date	5/12/2005	Sheet of
File:	M:\projects\fgpa_support.SCHDOC	Drawn By:




Title		
Size	Number	Revision
B		
Date	5/12/2005	Sheet of
File:	M:\projects\mem_dac.SCHDOC	Drawn By:



Title		
Size	Number	Revision
B		
Date	5/12/2005	Sheet of
File:	M:\projects\power.SCHDOC	Drawn By:



Title		
Size	Number	Revision
B		
Date	5/12/2005	Sheet of
File:	M:\projects\port.SCHDOC	Drawn By:



Title		
Size B	Number	Revision
Date	5/12/2005	Sheet of
File:	M:\project\top.SchDoc	Drawn By: